The House is Built on Sand

Exploiting Hardware Glitches and Side Channels in Perfect Software



Outline of the talk

- •Begin
- Middle
- End





Erik Bosman






i Victor van der Veen Cristiano Giuffrida





Andrei Tatar



Ben Gras



Pietro Frigo



Dennis Andriesse



Lucian Cojocar



Radhesh Konoth









_ I need a new terrace



Erik Bosman






i Victor van der Veen Cristiano Giuffrida





Andrei Tatar



Ben Gras



Pietro Frigo



Dennis Andriesse



Lucian Cojocar



Radhesh Konoth





Exploit students

Erik Bosman Kaveh Razavi Victor van der Veen Cristiano Giuffrida Andrei Tatar









Three observations


Two observations


Observation #1


The awkward relation between security, reliability and efficiency







































Observation #2


Physical attacks and software exploitation: colliding worlds



















2010

Security problems are caused by

- Software bugs, and
- Configuration bugs



2018

Even if the software is perfect

• and well-configured

it is **still vulnerable!**




What does that mean for


formally verified systems?

Software Exploitation:


2010




Software Exploitation: 2010 Attacker Exploits Vulnerable Software




Software Exploitation: 2010 Attacker Exploits Vulnerable Software




Software Exploitation: 2010 Attacker **Exploits** Vulnerable Software



2010Exploits difficultHardening



2010Exploits difficultHardening




2010

Exploits difficult


- Hardening
- Verification \$\vec{F}\$

SNA



2018

How to Find Memory R/W Primitives?








2018

Memory R: <u>Hw/Sw Side</u> <u>Channels</u>









2018

Memory W: <u>Hardware</u> <u>Glitches</u>




2018

Goal: Controllable from Software




2018

Memory RW: Back to reliable Exploits!



Past 10 years



Code reuse

ROP

Small snippets of code ending with a RET Can be chained together



Crucial requirements

Need: to find address of code (and data) Need: bugs


This is getting harder

Want to do this


without the software bugs

The rise and rise and rise Rowhammer











DRAM needs periodic refresh




DRAM needs periodic refresh




Charge leakage causes bit flips

Reliability problem!





Charge leakage causes bit flips


But wait!





Charge leakage causes bit flips

























Don't know in advance which flips, but if it flips once, it will flip again

Rowhammer: security problem




Root cause: efficiency fetish

Rowhammer Evolution



[1] CMU finds first bit flip (2014)


Rowhammer Evolution



[1] CMU finds first bit flip (2014)

[2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)


Rowhammer Evolution



[1] CMU finds first bit flip (2014)

- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript

Rowhammer Evolution



[1] CMU finds first bit flip (2014)

[2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)

Can we do this on Edge from Javascript in realistic settings?

Goal 1

Bug-free Exploitation in Browsers

Dedup Est Machina

Published at IEEE S&P 2016

Won Pwnie Award at Black HAT 2016



Exploit of MS Edge browser on Windows 10 from JavaScript ...without relying on a single software bug

Erik Bosman

Kaveh razavi

Herbert Bos



Cristiano Giuffrida



Memory deduplication (software side channel)

Memory deduplication (software side channel) + Rowhammer (hardware glitch)

Dedup Est Machina

Memory deduplication

(software side channel)

Rowhammer

(hardware glitch)


Exploit MS Edge without software bugs (from JavaScript)

Remember


Crucial: need to find address of code and data




Memory deduplication Leak randomized heap and code pointers



Memory deduplication Leak randomized heap and code pointers



Memory deduplication Leak randomized heap and code pointers Create a fake JavaScript object




Memory deduplication Leak randomized heap and code pointers Create a fake JavaScript object

+ Rowhammer

Create a reference to our fake object


Γ



Memory deduplication Leak randomized heap and code pointers Create a fake JavaScript object

+ Rowhammer


Create a reference to our fake object



Memory deduplication Leak randomized heap and code pointers Create a fake JavaScript object

Rowhammer

Create a reference to our fake object



Memory Deduplication


An *efficiency* measure to reduce physical memory usage

Common in virtualization environments


Enabled by default on Windows Windows 8.1


Windows 10

physical memory




process A







physical memory

process A










physical memory

process A










physical memory

process A










physical memory

process A











physical memory

process A









normal write



normal write



normal write







normal write






normal write






normal write






normal write






normal write



copy on write (due to deduplication)









update return write whole page from kernel page tables kernel




Memory Deduplication: The Problem

"Can we generalize this to leaking arbitrary data like randomized pointers?

Dedup Est Machina: Challenges

Challenge 1:

The secret we want to leak does not span an entire memory page



Dedup Est Machina: Challenges


Turning a secret into a page



secret

Dedup Est Machina: Challenges

Turning a secret into a page



secret page

Dedup Est Machina: Challenges

Challenge 2:


The secret to leak has too much entropy to leak it all at once



BIRTHDAY "PARADOX" (NOT REALLY A PARADOX)


Only 23 people for a 50% same- birthday chance


You compare everyone with everyone else → Any match suffices!




Create many Secret Pages

MANY OBJECTS (IMB ALIGNED)









If any deduplicated → nailed it!


Fake JavaScript Uint8Array





Fake JavaScript Uint8Array



Fake JavaScript Uint8Array







Cashing in...

Microsoft Bounty Program: \$100,000

Cashing in...

Microsoft Bounty Program: \$100,000

"Well, can you refrain from publishing?"

Cashing in...

Microsoft Bounty Program: \$100,000

"Well, can you refrain from publishing?"


But, but, we observed the 90 days!



Only the beginning


What else can we attack?





[1] CMU finds first bit flip (2014)

- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript
- [4] Dedup est Machina: Breaking Microsoft Edge's sandbox



[1] CMU finds first bit flip (2014)

[2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
[3] Ro
[4] De What about the cloud?

Goal 2

Bug-free Exploitation in Clouds



Flip Feng Shui

Ben Gras







Erik Bosman



Bart Preneel Her



Cristiano Giuffrida



USENIX Security 2017

Flip Feng Shui

Published at USENIX Security 2016 with Ben, Kaveh, Erik, Herbert, and Bart (KU Leuven)



System-wide exploits in public KVM clouds ...without relying on a single software bug

Flip Feng Shui: Overview

Rowhammer (hardware glitch)


Flip Feng Shui: Overview

Rowhammer (hardware glitch) + Memory deduplication (physical memory massaging primitive)


Flip Feng Shui: **Overview** Rowhammer (hardware glitch) **Memory deduplication** (physical memory massaging primitive)

Cross-VM compromise in public Linux/KVM clouds without software bugs


KSM: Kernel Same-page Merging





KSM: Kernel Same-page Merging



KSM: Kernel Same-page Merging Ubunti "I determine the physical page!"








Public keys are not secret

ssh-rsa

AAAAB3NzaC1yc2EAAAABIwAAAQEA0ibAEmysI4o1zfb4dOJIyaN67pya8 AnOozVewilpv560jiagTzwrPG8bmK4GL3KEUc3lxZ/Xhj7RvdOD0qMAx0fFB 3r80ZSy1KlkIXwKumUY+YBMyn1xdMluWS/J4JWKBpuoOMNTGy7QdCPI Hrt07OnwSxvZsoyTsh9QZ/eJv4qR0YaFkAHyH9Si2hTC/6G6CZdXkw93Ly EtW1ykxxkSJB6JYwB8FsBMcXPvYJ5CiR30fKqo6GP+WTz1xbTbahLLO3 1mx/qSDntcXEYgfpw7Abi8W6LSkExFOxrsKir8QqZregznVeWPiht9kf4PT9 C3WOoDzA0aF1q+g1CJ1EhZow== joe@acme

So we know what is in memory



Hammer Time!




A bit flips in the pub key


Makes a **weak key**

Easy to generate private key

\Rightarrow We do this in minutes!








APT

sources.list: from which to install packages & updates

Using dedup, we move sources.list to page susceptible to rowhammer

APT

sources.list: from which to install packages & updates



debian.org ubuntu.com

Hammer Time!



A bit flips...

Now we install from

ubunvu.com


ucuntu.com

(which we own)

But fortunately, the packages are signed!

Public key of legitimate apt server in "trusted.gpg"






BREAKING THE INTERNET



Root causes:

- unreliable DRAM
- push for efficiency (Dedup)
- bit flip not part of threat model

Rowhammer Evolution



- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript
- [4] Dedup est Machina: Breaking Microsoft Edge's sandbox
- [5] Flip Feng Shui: Breaking the cloud

Rowhammer Evolution



[1] CMU finds first bit flip (2014)
[2] Goo
[3] Row
[4] Ded
[5] Fli
Is this even possible on ARM?

Goal 3

Bug-free Exploitation on Phones

Drammer: Deterministic Rowhammer Attacks on Mobile Platforms

CCS'16

Victor van der Veen¹, Yanick Fratantonio², Martina Lindorfer², Daniel Gruss³, Clémentine Maurice³, Giovanni Vigna², Herbert Bos¹, Kaveh Razavi¹, and Cristiano Giuffrida¹

¹Vrije Universiteit Amsterdam, ²UC Santa Barbara, ³TU Graz

We did PCs and clouds

Victor was looking for a project

"How about mobile phones?"

Overview

- 1. Memory Templating Scan memory for useful bit flips
- 2. Land sensitive data

Store a crucial data structure on a vulnerable page

3. Reproduce the bit flip

Modify the data structure and get root access

Overview

1. Memory Templating Scan memory for useful bit flips

- 2. Land sensitive data Store a crucial data structure on a vulnerable page
- 3. **Reproduce the bit flip** Modify the data structure and get root access

Rowhammer on ARM

None of the x86 techniques work

Rowhammer on ARM

None of the x86 techniques work

(We tried)

Rowhammer on ARM

None of the x86 techniques work

(We tried)

(Really hard)

Victor went to... Barbados ...and Santa Barbara

"I will work on it there."

Victor went to... Barbados ...and Santa Barbara

- I was worried
- 1 week. No results.
- 3 weeks. No results.
- 1 month. No result.
- So I sent an email.





Two days later.

Flip.

giuffrida (cs.vu.nl), Christopher Kruegel (cs.ucsb.edu) 4 more

progress Rowhammer on ARM

O

Ð

Send

Just adding Victor to this list. As mentioned, Victor is currently at UCSB, desperately trying to flip bits on ARM. He is not allowed to go surfing until he gets a flip. – HJB

Sans Serif	•	⊤ T ▼	В	I	<u>U</u>	<u>A</u> •		∷	ŧ	•

Memory templating on ARM

Direct Memory Access

Android's DMA memory allocator provides everything we need:

Uncached memory (no **clflush** required)

Physically contiguous memory

Physical memory:



Victor sent me a picture.



Overview

- 1. Memory Templating Scan memory for useful bit flips
- 2. Land sensitive data
 - Store a crucial data structure on a vulnerable page
- 3. Reproduce the bit flip Modify the data structure and get root access

Overview

- 1. Memory Templating Scan memory for useful bit flips
- 2. Land a page table


Store a page table on a vulnerable page

Reproduce the bit flip



Say we are able to flip bit #14 in a page table entry


PTE: lower 12 bits are properties, so 2nd bit of address



Page Table

Mapped Page


1. Map a page 4 pages 'away' from its page table



Page Table

Mapped Page

1. Map a page 4 pages 'away' from its page table




Page Table

Mapped Page

Virtual address Oxb6a57000 maps to Page Table Entry:

- 1. Map a page 4 pages 'away' from its page table
- 2. Flip bit 2 in the page table entry




Page Table

Mapped Page

Virtual address 0xb6a57000 maps to Page Table Entry:


- 1. Map a page 4 pages 'away' from its page table
- 2. Flip bit 2 in the page table entry



Mapped Page Table

Virtual address 0xb6a57000 maps to Page Table Entry:

- 1. Map a page 4 pages 'away' from its page table
- 2. Flip bit 2 in the page table entry
- 3. Write page table entries



Mapped Page Table

Virtual address 0xb6a57000 maps to Page Table Entry:

- 1. Map a page 4 pages 'away' from its page table
- 2. Flip bit 2 in the page table entry
- 3. Write page table entries

0x1b17b000				0x1b	o17c0	00	0x1h	o17d0	00	0x1b	o17e0	00	0x11	b17f0	000		
3ac90	3ac91	3ac92	3a)	:93													
3ac94	3ac95	3ac96	1b:	17b													
3ac97	3ac98	3ac99	3ao	:9a													
3ac9b	3ac9c	3ac9d	3ao	c9e													

Mapped Page Table

Virtual address 0xb6a57000 maps to Page Table Entry:

- 1. Map a page 4 pages 'away' from its page table
- 2. Flip bit 2 in the page table entry
- 3. Write page table entries
- 4. Read/write kernel memory

0x1b17b000				0x1b17c000						0x1b17d000				0x1b17e000				0x1b17f000				
3ac90	3ac91	3ac92	3a)	:93																		
3ac94	3ac95	3ac96	1b:	17b																		
3ac97	3ac98	3ac99	3ao	c9a																		
3ac9b	3ac9c	3ac9d	3ao	c9e																		

Mapped Page Table

Virtual address 0xb6a57000 maps to Page Table Entry:

- 1. Map a page 4 pages 'away' from its page table
- 2. Flip bit 2 in the page table entry
- 3. Write page table entries
- 4. Read/write kernel memory

Of course, careful Phys Feng Shui needed to ensure PT & Page were mapped at right address, page

0x1b17b000				0x1b17c000					0x1b17d000				0x1b17e000				0x1b17f000				
3ac90	3ac91	3ac92	3ac	93																	
3ac94	3ac95	3ac96	1ь1	7ь																	
3ac97	3ac98	3ac99	3ac	9a																	
3ac9b	3ac9c	3ac9d	3ac	9e																	

Mapped Page Table

Virtual address 0xb6a57000 maps to Page Table Entry:

Overview

- 1. Memory Templating Scan memory for useful bit flips
- 2. Land sensitive data Store a crucial data structure on a vulnerable page
- 3. Reproduce the bit flip Modify the data structure and get root access

Drammer

https://www.vusec.net/projects/drammer/

Published at CCS 2016



CSAW Best Applied Research

Dutch Cyber Security Research Paper Award, 2017



PWNIE AWARD!

Root causes

Unreliable DRAM

Shared resources

Efficient: give apps direct access to contiguous DMA memory

...



Contacted Google with a list of suggested mitigations on July 25



Contacted Google with a list of suggested mitigations on July 25

(91 days before #CCS16)



"Can you publish at another conference, later this year?"



"Can you publish at another conference, later this year?"

"What if we support you financially?"



"Ok, could you then perhaps obfuscate some parts of the paper?"



"Ok, could you then perhaps obfuscate some parts of the paper?"

Rewarded \$4000 for a *critical* issue



"Ok, could you then perhaps obfuscate some parts of the paper?"

Rewarded \$4000 for a *critical* issue

(because "it doesn't work on the devices in our Reward Program")

Disclosure

Contacted Google with a list of suggested mitigations on July 25 (91 days before #CCS16)

"Ok, could you then perhaps obfuscate some parts of the paper?"

Rewarded \$4000 for a *critical* issue

(because "it doesn't work on the devices in our Reward Program")





"Ok, could you then perhaps obfuscate some parts of the paper?"

Rewarded \$4000 for a *critical* issue

Partial hardening in November's updates

"We will continue to work on a longer term solution"

bogie y a list gge of ling of the period of days before #CCS16) Rewarded \$4000 for a *critical* issue

Pa4 months of work


9"Wepileopinp there on a longer term solution"

No Terrace

Pa4 months of work

9"Wepileopileopileer term solution"

Rowhammer Evolution



- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript
- [4] Dedup est Machina: Breaking Microsoft Edge's sandbox
- [5] Flip Feng Shui: Breaking the cloud
- [6] Drammer: rooting android

But not from Javascript...



the grugq @thegrugq · 24 okt. 2016

0 22

0 5

Cool work, clever hack -- LPE that require installing malicious apps don't put "millions of devices at risk"

Tweet vertalen

 $\bigcirc 2$

 $\bigcirc 1$

1 24

17 4



Victor van der Veen @vvdveen · 25 ott 2016 I wouldn't be surprised if we could pull this one from a browser actually... Traduci dalla lingua originale: inglese

M

M



the grugq @thegrugq

Following ~

V

In risposta a @vvdveen e @vu5ec

```
love to see it happen. :)
```


 \sim

Goal 4

Bug-free exploitation on Phones from Javascript

197


Rowhammer Evolution



```
[1] CMU finds first bit flip (2014)
[2] Goo
[3] Row
[4] Ded
[5] Fli
[6] Dra
Can we do this from Javascript?
```

198

Rowhammer Evolution



[1] CMU finds first bit flip (2014)
[2] Goo
[3] Row
[4] Ded
[5] Fli
[6] Dra
Can we do this from Javascript?

199


Including the GPU

Pietro Frigo



Kaveh Razavi






Cristiano Giuffrida





Security & Privacy 2018
























Access control


-

Effective against standard exploitation vector




Access control

- Effective against standard exploitation vector
- Fail to address
 microarchitectural attacks




GPU architecture



- 1. Read Vertices
- 2. Read Textures
- 3. Write to Framebuffer



GPU architecture




Research

- 1. Reverse engineered architecture (caches!)
 → to bypass them
- 2. Build\t highly accurate timers
 → needed for side channel
- Figured out how to get large contiguous memory areas
 → needed for Rowhammer

End-to-end exploit

A bit like the one in Dedup Est Machina "Type flipping"





Flip bit in pointer \rightarrow double \rightarrow read value Flip bit in double \rightarrow forge pointer

End-to-end exploit

on phones!

from JavaScript!



End-to-end exploit on phone 500 from Java Spt!



Goal 5

What about servers?

Rowhammer Evolution



- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript
- [4] Dedup est Machina: Breaking Microsoft Edge's sandbox
- [5] Flip Feng Shui: Breaking the cloud
- [6] Drammer: rooting android
- [7] Grand Pwning Unit: attack from the GPU (faster!)


Rowhammer Evolution



	inds first bit flip (2014)
[2] Goo	So far, Rowhammer requires local
[4] Ded	code execution. Can we attack
[5] Fli [6] Dra	
[7] Gra	servers over the network?


218

Throwhammer




Fast networks

RDMA




Fast networks

RDMA We can flip bits over the network



Fast networks

RDMA We can flip bits over the network Moreover, we can exploit server software



Rowhammer Evolution


- [1] CMU finds fir t bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript
- [4] Dedup est Machina: Breaking Microsoft Edge's sandbox
- [5] Flip Feng Shui: Breaking the cloud
- [6] Drammer: rooting android

(15

'14


- [7] Grand Pwning Unit: attack from the GPU (faster!)
- [8] Throwhammer: attack servers over the network

What is missing?



- [1] CMU finds first bit flip (2014)
- [2] Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs)
- [3] Rowhammer.js: 1st RH bit flip in JavaScript
- [4] Dedup est Machina: Breaking Microsoft Edge's sandbox
- [5] Flip Feng Shui: Breaking the cloud
- [6] Drammer: rooting android
- [7] Grand Pwning Unit: attack from the GPU (faster!)
- [8] Throwhammer: attack servers over the network

What is missing?



CMU finds first bit flip (2014) 111 Google Project Zero: 1st Rowhammer root Exploit (flipping PTEs) 21 Rowhammer.js: 1st RH bit flip in JavaScript [3] Dedun est Machina. Breaking Microsoft Edge's sandhov [4] [5] F] [6] Dr Can we do this on ECC memory? [7] Gr [8] Tł

Goal 6

Flipping bits on ECC memory

Flipping bits on ECC memory




Part II Side Channels

How about this?

Software Exploitation:

2018

Goal: Controllable <u>from Software</u>



Side channels – what do we want to leak?


Passwords, keys, and other secret user data

Addresses (breaking ASLR)

Cache Side Channels


Intuition only

Prime and Probe



Prime and Probe

for i in key_length: if (keybit(i) == 1) foo(); else bar ();





2-way set associative


foo()


bar()

Cache









But maybe we do not have a key to leak...

We want to leak addresses, to break ASLR

AnC

ASLR ^ Cache

AKA "Side channeling the MMU"

ASLR on the Line, NDSS'17

Ben Gras



Code Reuse:

crucial requirement

Need to find address of code (and data)

Goal: break ASLR (from Javascript)

Say we have a JS object

• "What are addresses of heap and code?"

Result:

- ASLR is fundamentally insecure
- Broken without relying on special features/settings
 - - Dedup
 - - Overcommit
 - - Threadspraying

Goal: break ASLR (from Javascript)

Fundamental

The way modern processors translate VA \rightarrow PA

- MMU
- PT walks


The way modern systems use caches

• PTs also cached

Conclusion

Secure ASLR and caching are mutually exclusive

Memory organization in Intel




Caches

- Physically tagged
- N-way set associative (e.g., 16)
- 64B cache lines
- LLC is inclusive

TAG LINE	TAG LINE
1	
	1

Caches

- Physically tagged
- N-way set associative (e.g., 16)
- 64B cache lines
- LLC is inclusive



MMU

TLB translates VA \rightarrow PA

• Before accessing data or instruction (cache phys. tagged)


On miss: PT walk

• For attack, we will clear the TLB to force PT walk


PT Walk

Virtual Address 0x1fafe7fbf000

page table indices (36-bit) page offset (12-bit)



Important Observation (1)




If we know each entry in the PT used in the walk → we know the VA Each PT level contains 9 bits of entropy (last level only 1 bit)

PTs are cached too


Each PT contains

 $2^{12}/2^3 = 2^9$ PTEs


or $2^9/2^3 = 64$ cache lines




Cache sets




Cache sets



Cache sets



If first cacheline of 2 pages in same cache set
→ All cache lines in the 2 pages share (different) cache set



Important observation (2)

If we know which cache line of a PT was accessed during PT walk Gives us 6 of the 9 bits of entropy

"It can be any of these 8 PTEs out of 512 PTEs on page"

What we need

- 1. Identifying the cache lines that host the PTEs
- 2. Identifying page offsets of the cache lines
- 3. Identifying cache line offsets of the PT entries

Intuitively

Say there is only 1 PT and we want the 9 bits for address A

Allocate large number of pages

Evict a target cache line at offset t

- Access all pages at that cacheline offset (also flushes TLBs)
- Time the access to A (+ some offset, to make sure we hit other cache line)
- PT walk begins
- If access takes longer \rightarrow this line at offset *t* must have contained PTE

In reality: more PTs

Two more problems:

- We know the cache line that contains PTE, but of which level?
- We now know cache line: 6 bits. How about remaining 3?

Both problems have same solution: sliding

Say PTL1

- Probe address + 4KB, +8 KB, ..., +32KB
- At some point will be on new cacheline in PT (slower access for our data)
- If this happens at +4KB, we know we were the last entry in the line. If it happens at +8KB, we were the one before that, etc

If it does not happen at +32KB \rightarrow higher level

For PTL2, the stride is 2MB (Note that a cache line switch for PTL2 always also incurs one in PTL1)

As we move up, doing so requires access to memory that is increasingly far apart to do the final trick \rightarrow we must force a cache line switch

How about PTL3 and PTL4?

- PTL3 : need 8GB crossing in AS Problem: we can allocate only 2GB
- PTL4 : need 4TB crossing in AS

For these levels we use knowledge about the memory allocators in FF and Chrome

See paper for details.



Concl AnC

BTW: we assume we have a timer

So we can measure diff between cached and (non cached) memory access from JS

Not trivial (but solved problem): see paper

ASLR fundamentally insecure Very hard to fix

Page coloring (keep browser memory separate) \rightarrow hardDetection (performance counters) \rightarrow hardSecure timers \rightarrow hardSeparate caches \rightarrow expensive

So...


Active ally isom U.C. h Page coloring (keep browser memory separate) \rightarrow hard Detection (performance counters) \rightarrow hard Secure timers \rightarrow hard Separate caches \rightarrow the expensive \rightarrow expensive


Malicious Management Unit Why Stopping Cache Attacks in Software is Harder Than You Think



USENIX Security'18

Stephan van Schaik








Memory accesses are not performed in constant time

Caches matter

- Caches are shared resources
- Caches can be manipulated
- Spy on other processes
- Input events
- Leak sensitive data












- Advanced Encryption Standard
- Software implementations use T-tables
- $T[p_i \oplus k_i]$
- Indices are key-dependent
- Elements may be in main memory or the cache


An example of PRIME + PROBE against AES








Attacker






































AES encrypt used another cache set



Cache Entries





Cache Entries



AES encrypt used the same cache set


What about defenses?






Cache Entries


Way Partitioning







Set Partitioning


The magic of page coloring









11/39








Victim and attacker are nicely isolated


Or are they?



The attacker can only allocate red pages




Page Tables







Page Tables







Page Tables









Can we control the page tables for cache attacks?


XLATE attacks

- Memory Management Unit (MMU)
- Translates virtual addresses into their physical counterparts
- Hence translate or XLATE attacks
- XLATE + PROBE caches page tables instead of pages

How does the MMU perform page walks?


Virtual Address 0x1fafe7fbf000


page table indices (36-bit) page offset (12-bit)





Virtual Address 0x1fafe7fbf000


page table indices (36-bit) page offset (12-bit)




















Can we do a XLATE+ PROBE?




- Avoid noise from high-level page tables
- Avoid noise from pages
- Build eviction sets


Virtual Address 0x1fafe7fbf000


page table indices (36-bit) page offset (12-bit)


Translation Cache





Translation Cache















Translation caches cache intermediate page tables









Translation caches cache intermediate page tables






We reverse engineered size of these tables


Ideal for reducing noise of PT walk



Page Tables




Translation caches skip page table walks



- Avoid noise from pages
- Build eviction sets


Shared Memory

Page Tables




Shared Memory


Page Tables





Use shared memory to reduce noise





• Build eviction sets




















Load target into cache





Draw pages and try to evict the target






Cache







Cache




Draw pages and try to evict the target






Draw pages and try to evict the target




Found an eviction set




Cache


Optimize the eviction set




Optimize the eviction set




Optimize the eviction set



Optimize the eviction set




Optimal eviction set found




Filter red pages


Keep going until you have all eviction sets


Also works for page tables





Xlate & Probe: the Big Picture





























































Effectiveness




Effectiveness



XLATE + PROBE is effective against AES T-tables

Cache Defenses



XLATE + PROBE bypasses set and way partitioning

Conclusions so far

- Indirect cache attacks are practical
- Must reconsider cache defenses

https://vusec.net/projects/xlate

Conclusions so far

Indirect cache attacks prace
 Must reconsider cache defenses

https://vuseche/projects/xlate

TLBleed

AKA "Side channeling the TLB"



Ben Gras



TLBleeders



Ben Gras



Kaveh Razavi


Cristiano Giuffrida



Herbert Bos

Side channels

Only possible because of shared resources



Brief sketch of the cache side channels (again)

Cache side channels (Note: processes share cache)

- memory accesses depend on secret
- signing with RSA: compute *m^d* (mod n)
- to do so efficiently: square and multiply
 - iterate over all bits in key
 - square: always
 - \circ multiply if bit is 1

Assume shared code

Attacker and victim share a crypto library

Only stored in memory once


Square and multiply at different addresses

Flush + Reload


NO ACCESS BY VICTIM







Flush + Reload





Flush + Reload


• Can also attack AES implementation with T tables


- A table lookup happens $T_j [x_i = p_i \bigoplus k_i]$
 - \circ where p_i is a plaintext byte, k_i a key byte,


Defenses






















A third "defense"

Defenses

Set partitioning: cache colouring

Way partitioning: Intel CAT

Transactions: TSX


- Intended for hardware transactional memory
- But relies on unshared cache activity
- Transactions fit in cache, otherwise auto-abort
- We can use this as a defense

Hyper Threading

Intel® Hyper-Threading Technology


- Nehalem is a scalable multi-core architecture
- Hyper-Threading Technology augments benefits
 - Power-efficient way to boost performance in all form factors:
 higher multi-threaded performance, faster multi-tasking
 response






	Hyper-T	Multi-cores	
	Shared or Partitioned	Replicated	Replicated
Register State		х	Х
Return Stack		Х	Х
Reorder Buffer	х		Х
Instruction TLB	Х		х
Reservation Stations	х		Х
Cache (L1, L2)	х		х
Data TLB	х		х
Execution Units	x		X

TLB



TLBleed: TLB as shared state?



Very complicated

Many things unknown We have L1iTLB, L1dTLB, L2sTLB

How are they structured (ways, sets)?

How are they filled?

 \Rightarrow Reverse engineering!

But are they suitable?

Many things unknown We have L1iTLB, L1dTLB, L2sTLB

How are they structured (ways, sets)?

How are they filled?

 \Rightarrow Reverse engineering!

TLB


 $L1iTLB \Rightarrow not shared$

 $L1dTLB \Rightarrow shared$

 $L2sTLB \Rightarrow shared$

Can we use latency as side channel?

Can we use latency as side channel?



434

Let's do it

EdDSA ECC key multiplication


- Scalar is secret and ADD only happens if there's a 1
- But: we can not use code information! Only data..!

```
void _gcry_mpi_ec_mul_point (mpi_point_t result,
gcry_mpi_t scalar, mpi_point_t point,
mpi_ec_t ctx)
for (j=nbits-1; j >= 0; j--) {
 _gcry_mpi_ec_dup_point (result, result, ctx);
 if (mpi_test_bit (scalar, j))
  _gcry_mpi_ec(add)points(result,result,point,ctx);
```

436


Remember Flush+Reload


Traditional attack relies on spatial separation




Let's try this for the TLB


Let's find the spatial L1 DTLB separation There isn't any







Monitor single TLB set for temporal information



Evaluation

Reliability

Microarchitecture	Trials	Success	Median BF
Skylake	500	0.998	2 ^{1.6}
Broadwell	500	0.982	2 ^{3.0}
Coffeelake	500	0.998	$2^{2.6}$
Total	1500	0.993	

With cache protection

Microarchitecture	Trials	Success	Median BF
Broadwell (CAT)	50	0.94	2 ¹²
Broadwell	500	0.982	2 ^{3.0}

_

-

https://www.vusec.net/projects/tlbleed/

TLBs are caches too!

Data works as well as code

Temporal attacks work as well as spatial

Reconsider defenses



Sharing is not caring



Conclusion

Still no terrace...



Conclusion

We *suck* at bounty programs



Summary

We can launch Rowhammer attacks from

- CPU → Javascript on x86, native on ARM
- GPU (!) → Javascript on anything
- Remote devices (!)

We can target PCs, Clouds, Mobile, servers, ...

ECC is not enough



[Use Emacs, not vi]

Summary

Systems full of active components accessing memory GPU, MMU, co-processors, devices, ... → large attack surface

Also, tremendous amount of shared state Caches, TLB, BPU state, power, ... → large new attack surface



[No really, Emacs]

Rethink Systems Security

Software security defenses black hat

[Aug 4, 12:00] **Microsoft**: "Thanks to our mitigation improvements, since releasing Edge one year ago, there have been no zero day exploits targeting Edge"

Rethink Systems Security

Software security defenses black hat

[Aug 4, 12:00] **Microsoft**: "Thanks to our mitigation improvements, since releasing Edge one year ago, there have been no zero day exploits targeting Edge"

[Aug 4, 17:00] **VUSec**: "Dedup Est Machina: exploit the latest Microsoft Edge with all the defenses up, even in absence of software/configuration bugs"

Rethink Systems Security

Formally verified systems



Microsoft Research



Feel better. Hacker-proof code has been confirmed. <u>quantamagazine.org/20160920-</u> <u>forma</u> ... via @KSHartnett

Formally verified systems



[Aug 10] **VUSec**: "Flip Feng Shui: Reliable exploitation of bug-free software systems"

Conclusion

We find vulnerabilities because we are looking

Once found, however basic, a vulnerability quickly expands to cover "everything"



[Emacs rules!]

The House is Built on Sand

